|
Search the dblp DataBase
Chidamber Kulkarni:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Gordon J. Brebner, Philip James-Roxby, Eric Keller, Chidamber Kulkarni
Hyper-Programmable Architectures for Adaptable Networked Systems. [Citation Graph (0, 0)][DBLP] ASAP, 2004, pp:328-338 [Conf]
- Chidamber Kulkarni, Matthias Gries, Christian Sauer, Kurt Keutzer
Programming challenges in network processor deployment. [Citation Graph (0, 0)][DBLP] CASES, 2003, pp:178-187 [Conf]
- Chidamber Kulkarni, Gordon J. Brebner, Graham Schelle
Mapping a domain specific language to a platform FPGA. [Citation Graph (0, 0)][DBLP] DAC, 2004, pp:924-927 [Conf]
- Matthias Gries, Chidamber Kulkarni, Christian Sauer, Kurt Keutzer
Comparing Analytical Modeling with Simulation for Network Processors: A Case Study. [Citation Graph (0, 0)][DBLP] DATE, 2003, pp:20256-20261 [Conf]
- Chidamber Kulkarni, Gordon J. Brebner
Memory centric thread synchronization on platform FPGAs. [Citation Graph (0, 0)][DBLP] DATE, 2006, pp:959-964 [Conf]
- Chidamber Kulkarni, C. Ghez, Miguel Miranda, Francky Catthoor, Hugo De Man
Cache conscious data layout organization for embedded multimedia applications. [Citation Graph (0, 0)][DBLP] DATE, 2001, pp:686-693 [Conf]
- Chidamber Kulkarni, Francky Catthoor, Hugo De Man
Hardware Cache Optimization for Parallel Multimedia Applications. [Citation Graph (0, 0)][DBLP] Euro-Par, 1998, pp:923-932 [Conf]
- Chidamber Kulkarni, Koen Danckaert, Francky Catthoor, Manish Gupta
Interaction Between Data Parallel Compilation and Data Transfer and Storage Cost Minimization for Multimedia Applications. [Citation Graph (0, 0)][DBLP] Euro-Par, 1999, pp:668-676 [Conf]
- Jike Chong, Chidamber Kulkarni, Gordon J. Brebner
Building a flexible and scalable DRAM interface for networking applications on FPGAs. [Citation Graph (0, 0)][DBLP] FPGA, 2006, pp:233- [Conf]
- Chidamber Kulkarni, Francky Catthoor, Hugo De Man
Advanced Data Layout Optimization for Multimedia Applications. [Citation Graph (0, 0)][DBLP] IPDPS Workshops, 2000, pp:186-193 [Conf]
- Chidamber Kulkarni, Francky Catthoor, Hugo De Man
Code Transformations for Low Power Caching in Embedded Multimedia Processors. [Citation Graph (0, 0)][DBLP] IPPS/SPDP, 1998, pp:292-297 [Conf]
- Miguel Miranda, C. Ghez, Chidamber Kulkarni, Francky Catthoor, Diederik Verkest
Systematic speed-power memory data-layout exploration for cache controlled embedded multimedia applications. [Citation Graph (0, 0)][DBLP] ISSS, 2001, pp:107-112 [Conf]
- Koen Danckaert, Chidamber Kulkarni, Francky Catthoor, Hugo De Man, Vivek Tiwari
A Systematic Approach for System Bus Load Reduction Applied to Medical Imaging. [Citation Graph (0, 0)][DBLP] VLSI Design, 2001, pp:48-0 [Conf]
- Andrew Mihal, Chidamber Kulkarni, Matthew W. Moskewicz, Mel M. Tsai, Niraj Shah, Scott J. Weber, Yujia Jin, Kurt Keutzer, Christian Sauer, Kees A. Vissers, Sharad Malik
Developing Architectural Platforms: A Disciplined Approach. [Citation Graph (0, 0)][DBLP] IEEE Design & Test of Computers, 2002, v:19, n:6, pp:6-16 [Journal]
- Lode Nachtergaele, Francky Catthoor, Chidamber Kulkarni
Random-Access Data Storage Components in Customized Architectures. [Citation Graph (0, 0)][DBLP] IEEE Design & Test of Computers, 2001, v:18, n:3, pp:40-54 [Journal]
- Preeti Ranjan Panda, Nikil D. Dutt, Alexandru Nicolau, Francky Catthoor, Arnout Vandecappelle, Erik Brockmeyer, Chidamber Kulkarni, Eddy de Greef
Data Memory Organization and Optimizations in Application-Specific Systems. [Citation Graph (0, 0)][DBLP] IEEE Design & Test of Computers, 2001, v:18, n:3, pp:56-68 [Journal]
- Chidamber Kulkarni, C. Ghez, Miguel Miranda, Francky Catthoor, Hugo De Man
Cache Conscious Data Layout Organization for Conflict Miss Reduction in Embedded Multimedia Applications. [Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 2005, v:54, n:1, pp:76-81 [Journal]
- Preeti Ranjan Panda, Francky Catthoor, Nikil D. Dutt, Koen Danckaert, Erik Brockmeyer, Chidamber Kulkarni, Arnout Vandecappelle, Per Gunnar Kjeldsberg
Data and memory optimization techniques for embedded systems. [Citation Graph (0, 0)][DBLP] ACM Trans. Design Autom. Electr. Syst., 2001, v:6, n:2, pp:149-206 [Journal]
- Chidamber Kulkarni, Gordon J. Brebner
Micro-Coded Datapaths: Populating the Space Between Finite State Machine and Processor. [Citation Graph (0, 0)][DBLP] FPL, 2006, pp:1-6 [Conf]
Configurable Transactional Memory. [Citation Graph (, )][DBLP]
Search in 0.025secs, Finished in 0.026secs
|