|
Search the dblp DataBase
Alex Ramírez:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Oliverio J. Santana, Alex Ramírez, Mateo Valero
Reducing Fetch Architecture Complexity Using Procedure Inlining. [Citation Graph (0, 0)][DBLP] Interaction between Compilers and Computer Architectures, 2004, pp:97-106 [Conf]
- Alex Ramírez, Josep-Lluis Larriba-Pey, Mateo Valero
The Effect of Code Reordering on Branch Prediction. [Citation Graph (0, 0)][DBLP] IEEE PACT, 2000, pp:189-198 [Conf]
- Oliverio J. Santana, Ayose Falcón, Alex Ramírez, Mateo Valero
Branch predictor guided instruction decoding. [Citation Graph (0, 0)][DBLP] PACT, 2006, pp:202-211 [Conf]
- Francisco J. Cazorla, Peter M. W. Knijnenburg, Rizos Sakellariou, Enrique Fernández, Alex Ramírez, Mateo Valero
Architectural support for real-time task scheduling in SMT processors. [Citation Graph (0, 0)][DBLP] CASES, 2005, pp:166-176 [Conf]
- Francisco J. Cazorla, Peter M. W. Knijnenburg, Rizos Sakellariou, Enrique Fernández, Alex Ramírez, Mateo Valero
Predictable performance in SMT processors. [Citation Graph (0, 0)][DBLP] Conf. Computing Frontiers, 2004, pp:433-443 [Conf]
- Francisco J. Cazorla, Peter M. W. Knijnenburg, Rizos Sakellariou, Enrique Fernández, Alex Ramírez, Mateo Valero
Implicit vs. Explicit Resource Allocation in SMT Processors. [Citation Graph (0, 0)][DBLP] DSD, 2004, pp:44-51 [Conf]
- Francisco J. Cazorla, Peter M. W. Knijnenburg, Rizos Sakellariou, Enrique Fernández, Alex Ramírez, Mateo Valero
Feasibility of QoS for SMT. [Citation Graph (0, 0)][DBLP] Euro-Par, 2004, pp:535-540 [Conf]
- Carlos Navarro, Alex Ramírez, Josep-Lluis Larriba-Pey, Mateo Valero
On the Performance of Fetch Engines Running DSS Workloads. [Citation Graph (0, 0)][DBLP] Euro-Par, 2000, pp:940-949 [Conf]
- Alex Ramírez, Josep-Lluis Larriba-Pey, Mateo Valero
Branch Prediction Using Profile Data. [Citation Graph (0, 0)][DBLP] Euro-Par, 2001, pp:386-393 [Conf]
- Hans Vandierendonck, Alex Ramírez, Koenraad De Bosschere, Mateo Valero
A Comparative Study of Redundancy in Trace Caches (Research Note). [Citation Graph (0, 0)][DBLP] Euro-Par, 2002, pp:512-516 [Conf]
- Ayose Falcón, Alex Ramírez, Mateo Valero
A Low-Complexity, High-Performance Fetch Unit for Simultaneous Multithreading Processors. [Citation Graph (0, 0)][DBLP] HPCA, 2004, pp:244-253 [Conf]
- Alex Ramírez, Josep-Lluis Larriba-Pey, Mateo Valero
Trace Cache Redundancy: Red & Blue Traces. [Citation Graph (0, 0)][DBLP] HPCA, 2000, pp:325-0 [Conf]
- Carmelo Acosta, Ayose Falcón, Alex Ramírez, Mateo Valero
A Complexity-Effective Simultaneous Multithreading Architecture. [Citation Graph (0, 0)][DBLP] ICPP, 2005, pp:157-164 [Conf]
- Alex Ramírez, Josep-Lluis Larriba-Pey, Carlos Navarro, Xavi Serrano, Mateo Valero, Josep Torrellas
Optimization of Instruction Fetch for Decision Support Workloads. [Citation Graph (0, 0)][DBLP] ICPP, 1999, pp:238-245 [Conf]
- Alex Ramírez, Josep-Lluis Larriba-Pey, Carlos Navarro, Josep Torrellas, Mateo Valero
Software trace cache. [Citation Graph (0, 0)][DBLP] International Conference on Supercomputing, 1999, pp:119-126 [Conf]
- Francisco J. Cazorla, Alex Ramírez, Mateo Valero, Enrique Fernández
DCache Warn: An I-Fetch Policy to Increase SMT Efficiency. [Citation Graph (0, 0)][DBLP] IPDPS, 2004, pp:- [Conf]
- Ayose Falcón, Alex Ramírez, Mateo Valero
Effective Instruction Prefetching via Fetch Prestaging. [Citation Graph (0, 0)][DBLP] IPDPS, 2005, pp:- [Conf]
- Ayose Falcón, Jared Stark, Alex Ramírez, Konrad Lai, Mateo Valero
Prophet/Critic Hybrid Branch Prediction. [Citation Graph (0, 0)][DBLP] ISCA, 2004, pp:250-263 [Conf]
- Alex Ramírez, Luiz André Barroso, Kourosh Gharachorloo, Robert S. Cohn, Josep-Lluis Larriba-Pey, P. Geoffrey Lowney, Mateo Valero
Code layout optimizations for transaction processing workloads. [Citation Graph (0, 0)][DBLP] ISCA, 2001, pp:155-164 [Conf]
- Francisco J. Cazorla, Enrique Fernández, Alex Ramírez, Mateo Valero
Improving Memory Latency Aware Fetch Policies for SMT Processors. [Citation Graph (0, 0)][DBLP] ISHPC, 2003, pp:70-85 [Conf]
- Ayose Falcón, Oliverio J. Santana, Pedro Medina, Enrique Fernández, Alex Ramírez, Mateo Valero
Studying New Ways for Improving Adaptive History Length Branch Predictors. [Citation Graph (0, 0)][DBLP] ISHPC, 2002, pp:271-280 [Conf]
- Ayose Falcón, Oliverio J. Santana, Alex Ramírez, Mateo Valero
Tolerating Branch Predictor Latency on SMT. [Citation Graph (0, 0)][DBLP] ISHPC, 2003, pp:86-98 [Conf]
- Oliverio J. Santana, Ayose Falcón, Enrique Fernández, Pedro Medina, Alex Ramírez, Mateo Valero
A Comprehensive Analysis of Indirect Branch Prediction. [Citation Graph (0, 0)][DBLP] ISHPC, 2002, pp:133-145 [Conf]
- Francisco J. Cazorla, Alex Ramírez, Mateo Valero, Enrique Fernández
Dynamically Controlled Resource Allocation in SMT Processors. [Citation Graph (0, 0)][DBLP] MICRO, 2004, pp:171-182 [Conf]
- Alex Ramírez, Oliverio J. Santana, Josep-Lluis Larriba-Pey, Mateo Valero
Fetching instruction streams. [Citation Graph (0, 0)][DBLP] MICRO, 2002, pp:371-382 [Conf]
- Alex Ramírez, Josep-Lluis Larriba-Pey, Carlos Navarro, Mateo Valero, Josep Torrellas
Software Trace Cache for Commercial Applications. [Citation Graph (0, 0)][DBLP] International Journal of Parallel Programming, 2002, v:30, n:5, pp:373-395 [Journal]
- Ayose Falcón, Jared Stark, Alex Ramírez, Konrad K. Lai, Mateo Valero
Better Branch Prediction Through Prophet/Critic Hybrids. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2005, v:25, n:1, pp:80-89 [Journal]
- Francisco J. Cazorla, Alex Ramírez, Mateo Valero, Peter M. W. Knijnenburg, Rizos Sakellariou, Enrique Fernández
QoS for High-Performance SMT Processors in Embedded Systems. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2004, v:24, n:4, pp:24-31 [Journal]
- Oliverio J. Santana, Alex Ramírez, Josep-Lluis Larriba-Pey, Mateo Valero
A low-complexity fetch architecture for high-performance superscalar processors. [Citation Graph (0, 0)][DBLP] TACO, 2004, v:1, n:2, pp:220-245 [Journal]
- Francisco J. Cazorla, Peter M. W. Knijnenburg, Rizos Sakellariou, Enrique Fernández, Alex Ramírez, Mateo Valero
Predictable Performance in SMT Processors: Synergy between the OS and SMTs. [Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 2006, v:55, n:7, pp:785-799 [Journal]
- Alex Ramírez, Josep-Lluis Larriba-Pey, Mateo Valero
Software Trace Cache. [Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 2005, v:54, n:1, pp:22-35 [Journal]
- Francisco J. Cazorla, Enrique Fernández, Peter M. W. Knijnenburg, Alex Ramírez, Rizos Sakellariou, Mateo Valero
On the Problem of Minimizing Workload Execution Time in SMT Processors. [Citation Graph (0, 0)][DBLP] ICSAMOS, 2007, pp:66-73 [Conf]
- Paul Carpenter, David Ródenas, Xavier Martorell, Alex Ramírez, Eduard Ayguadé
A Streaming Machine Description and Programming Model. [Citation Graph (0, 0)][DBLP] SAMOS, 2007, pp:107-116 [Conf]
- Miquel Moretó, Francisco J. Cazorla, Alex Ramírez, Mateo Valero
Online Prediction of Applications Cache Utility. [Citation Graph (0, 0)][DBLP] ICSAMOS, 2007, pp:169-177 [Conf]
- Friman Sánchez, Esther Salamí, Alex Ramírez, Mateo Valero
Performance Analysis of Sequence Alignment Applications. [Citation Graph (0, 0)][DBLP] IISWC, 2006, pp:51-60 [Conf]
- Oliverio J. Santana, Alex Ramírez, Mateo Valero
Enlarging Instruction Streams. [Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 2007, v:56, n:10, pp:1342-1357 [Journal]
MLP-Aware Dynamic Cache Partitioning. [Citation Graph (, )][DBLP]
Mapping stream programs onto heterogeneous multiprocessor systems. [Citation Graph (, )][DBLP]
Quantitative analysis of sequence alignment applications on multiprocessor architectures. [Citation Graph (, )][DBLP]
Starsscheck: A Tool to Find Errors in Task-Based Parallel Programs. [Citation Graph (, )][DBLP]
Long DNA Sequence Comparison on Multicore Architectures. [Citation Graph (, )][DBLP]
Buffer Sizing for Self-timed Stream Programs on Heterogeneous Distributed Memory Multiprocessors. [Citation Graph (, )][DBLP]
MLP-Aware Dynamic Cache Partitioning. [Citation Graph (, )][DBLP]
Parallel H.264 Decoding on an Embedded Multicore Processor. [Citation Graph (, )][DBLP]
MFLUSH: Handling Long-Latency Loads in SMT On-Chip Multiprocessors. [Citation Graph (, )][DBLP]
Analysis of video filtering on the cell processor. [Citation Graph (, )][DBLP]
Performance Impact of Unaligned Memory Operations in SIMD Extensions for Video Codec Applications. [Citation Graph (, )][DBLP]
Performance Analysis of Cell Broadband Engine for High Memory Bandwidth Applications. [Citation Graph (, )][DBLP]
On the Scalability of 1- and 2-Dimensional SIMD Extensions for Multimedia Applications. [Citation Graph (, )][DBLP]
Preliminary Analysis of the Cell BE Processor Limitations for Sequence Alignment Applications. [Citation Graph (, )][DBLP]
The Abstract Streaming Machine: Compile-Time Performance Modelling of Stream Programs on Heterogeneous Multiprocessors. [Citation Graph (, )][DBLP]
Thread to Core Assignment in SMT On-Chip Multiprocessors. [Citation Graph (, )][DBLP]
Scalability Analysis of Progressive Alignment on a Multicore. [Citation Graph (, )][DBLP]
Explaining Dynamic Cache Partitioning Speed Ups. [Citation Graph (, )][DBLP]
Search in 0.003secs, Finished in 0.459secs
|