The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Micro
2006, volume: 26, number: 1

  1. Pradip Bose
    Measuring the impact of microarchitectural ideas. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2006, v:26, n:1, pp:5-6 [Journal]
  2. Shane Greenstein
    Format wars all over again. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2006, v:26, n:1, pp:7- [Journal]
  3. Josep Torrellas
    Guest Editor's Introduction: Micro's Top Picks from Microarchitecture Conferences. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2006, v:26, n:1, pp:8-9 [Journal]
  4. Onur Mutlu, Hyesoon Kim, Yale N. Patt
    Efficient Runahead Execution: Power-Efficient Memory Latency Tolerance. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2006, v:26, n:1, pp:10-20 [Journal]
  5. Ibrahim Hur, Calvin Lin
    Adaptive History-Based Memory Schedulers for Modern Processors. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2006, v:26, n:1, pp:22-29 [Journal]
  6. Amit Gandhi, Haitham Akkary, Ravi Rajwar, Srikanth T. Srinivasan, Konrad Lai
    Scalable Load and Store Processing in Latency-Tolerant Processors. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2006, v:26, n:1, pp:30-39 [Journal]
  7. Ronald D. Barnes, Shane Ryoo, Wen-mei W. Hwu
    Tolerating Cache-Miss Latency with Multipass Pipelines. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2006, v:26, n:1, pp:40-47 [Journal]
  8. Hyesoon Kim, Onur Mutlu, Yale N. Patt, Jared Stark
    Wish Branches: Enabling Adaptive and Aggressive Predicated Execution. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2006, v:26, n:1, pp:48-58 [Journal]
  9. C. Scott Ananian, Krste Asanovic, Bradley C. Kuszmaul, Charles E. Leiserson, Sean Lie
    Unbounded Transactional Memory. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2006, v:26, n:1, pp:59-69 [Journal]
  10. Jason F. Cantin, James E. Smith, Mikko H. Lipasti, Andreas Moshovos, Babak Falsafi
    Coarse-Grain Coherence Tracking: RegionScout and Region Coherence Arrays. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2006, v:26, n:1, pp:70-79 [Journal]
  11. Jose Renau, Karin Strauss, Luis Ceze, Wei Liu, Smruti R. Sarangi, James Tuck, Josep Torrellas
    Energy-Efficient Thread-Level Speculation. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2006, v:26, n:1, pp:80-91 [Journal]
  12. Mohamed A. Gomaa, T. N. Vijaykumar
    Opportunistic Transient-Fault Detection. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2006, v:26, n:1, pp:92-99 [Journal]
  13. Satish Narayanasamy, Gilles Pokam, Brad Calder
    BugNet: Recording Application-Level Execution for Deterministic Replay Debugging. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2006, v:26, n:1, pp:100-109 [Journal]
  14. Lin Tan, Timothy Sherwood
    Architectures for Bit-Split String Scanning in Intrusion Detection. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2006, v:26, n:1, pp:110-117 [Journal]
  15. Qiang Wu, Margaret Martonosi, Douglas W. Clark, Vijay Janapa Reddi, Dan Connors, Youfeng Wu, Jin Lee, David Brooks
    Dynamic-Compiler-Driven Control for Microprocessor Energy and Performance. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2006, v:26, n:1, pp:119-129 [Journal]
  16. Li Shang, Li-Shiuan Peh, Amit Kumar 0002, Niraj K. Jha
    Temperature-Aware On-Chip Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2006, v:26, n:1, pp:130-139 [Journal]
  17. Richard Mateosian
    The future will soon be here. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2006, v:26, n:1, pp:141-142 [Journal]
  18. Philip G. Emma
    How to write a patent. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2006, v:26, n:1, pp:144- [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002